## Your turn

Assume the contents of the T registers are as below:

```
T5 0x1122334455667788
```

```
T6 0x99aabbccddeeff11
```

T7 0xabcdeffedcba0cdc

The following directives have been used to reserve memory locations (memory has been reset beforehand).

data {

```
a: byte0x12;
```

```
b: long0x34567890;
```

- c: byte0xab;
- d: word0xcdef;

```
e: long 0x87654321;
```

Show the contents of the memory and the labels for various locations assuming that label  $\mathbf{a}$  is stored at starting address  $0 \times 10 \dots 00$ .

label	address	content	label	address	content
	0x1000			0x1008	
	0x1001			0x1009	
	0x1002			0x100a	
	0x1003			0x100b	
	0x1004			0x100c	
	0x1005			0x100d	
	0x1006			0x100e	
	0x1007			0x100f	

Which of the instructions below cannot be executed?

Indicate how the contents of the memory and registers are changed by the executable instructions.

```
ldiq$T8, a;
ldw $T0,0($T8);
ldiq$T8, c;
ldq $T1, 0($T8);
ldiq$T8, d;
ldwu$T2, 0($T8);
ldiq$T8, c;
lda $T3, 0($T8);
lda $T3, 0($T8);
ldw $T4, 2($T3);
stl $T5, -8($T3);
stb $T6, 3($T3);
ldiq$T8, e; stw $T7, 0($T8);
ldiq$T8, b; ldq $T0, ($T8);
stw $T1,-7($T3);
```

CompSci.210.T.S1 2004

## Solution

label	address	content	label	address	content
a	0x1000	12	С	0x1008	ab
	0x1001	00		0x1009	00
	0x1002	00	d	0x100a	ef
	0x1003	00		0x100b	cd
b	0x1004	90	e	0x100c	21
	0x1005	78		0x100d	43
	0x1006	56		0x100e	65
	0x1007	34		0x100f	78

Memory is allocated as:

After processing instructions, memory and register contents are modified as:

label	address	content	label	address	content
a	0x1000	<u>88</u>	С	0x1008	ab
	0x1001	<u>77</u>		0x1009	00
	0x1002	<u>66</u>	d	0x100a	ef
	0x1003	<u>55</u>		0x100b	<u>11</u>
b	0x1004	90	e	0x100c	<u>dc</u>
	0x1005	78		0x100d	<u>0c</u>
	0x1006	56		0x100e	65
	0x1007	34		0x100f	87

- T0 0x00000000000012
- T1 0x87654321cdef00ab
- T2 0x00000000000cdef
- T3 0x000000000000008
- T4 Oxfffffffffffcdef

The following two cannot be executed, since the addresses are not aligned.

- ldq \$T0, (\$T8);
- stw \$T1, -7(\$T3)

Alignment statements can be used to round the current address up to a multiple of the size of a specified type. This is needed because data has to be aligned appropriately, for it to be accessed.

Generally, it is a good idea to align data labels to quadwords, no matter what the size of the data. If labels are not at least aligned to quadwords, then the memory display in the <u>simulator</u> will be confused.

```
Example:
data {
     align quad;
a: byte0;
     align quad;
b: word0;
     align quad;
c: long0;
     align quad;
d: quad0;
     }
```

If label a is supposed to be stored at the starting address 0x10...00, then label b will start at address 0x10...08, label c at address 0x10...10 and label d at address 0x10...18.

More ?

How will the registers and memory change after executing the instructions ldiq \$t0, 0x1000000; ldq \$t1, (\$t0); stb \$t1, 8(\$t0); ldbu \$t2, 2(\$t0); sll \$t2, 56, \$t3; sra \$t2, 56, \$t4; stq \$t4, 16(\$t0);

## 4.2 Memory Integer Load/Store Instructions

The instructions in this section move data between the integer registers and memory.

They use the Memory instruction format. The instructions are summarized in Table 4-2.

Мпетопіс	Operation
LDA	Load Address
LDAH	Load Address High
LDBU	Load Zero-Extended Byte from Memory to Register
LDL	Load Sign-Extended Longword
LDL_L	Load Sign-Extended Longword Locked
LDQ	Load Quadword
LDQ_L	Load Quadword Locked
LDQ_U	Load Quadword Unaligned
LDWU	Load Zero-Extended Word from Memory to Register
STB	Store Byte
STL	Store Longword
STL_C	Store Longword Conditional
STQ	Store Quadword
STQ_C	Store Quadword Conditional
STQ_U	Store Quadword Unaligned
STW	Store Word

Table 4-2: Memory Integer Load/Store Instructions