## Assembling-Disassembling

A program is written in assembly language (or even in a high level language).
Then it is converted into (binary) machine code.
What is involved in this translation?
Because it is possible to refer to labels before they are declared, assemblers are usually multi-pass.
Bruce Hutton's assembler is composed of the following passes:

- Lexical analysis and parsing.

The input is analysed into tokens and constructs, and a tree is built, representing the structure of the program.

- Collection of declarations.

A treewalk is performed, to determine the names and nesting of blocks, and the identifiers declared within each block. The mapping of block names to blocks, for the list of blocks used by a block occurs in this pass. A consequence of this is that blocks must be declared before they are used.

- Mapping of identifiers to declarations.

A treewalk is performed to map all identifier applications to identifier declarations. Essentially this pass looks up the tables generated by the previous pass.

- Address generation.

A treewalk is performed to determine the offset of every statement from the base of its section, and the values of all identifiers (possibly as offsets from the base of a section). For local sections, this requires the calculation of the initial offset for the section. As a consequence, it must be defined in terms of constants and offsets of labels in previous local sections. Similarly, expressions are computed when they are needed to indicate the size of data (the expression in a space allocation statement, or an array declaration).

- Determination of the address of each section.

The code and data start at addresses that depend on whether the code is PAL, kernel, or user code. The constant and global table follows immediately after the code.

- Code generation.

A treewalk is performed to generate code. At this stage, all identifiers must be defined, in terms of absolute addresses.
Each pass generates errors, with the offending construct indicated, and a line number. The line number is often one line after the real error.

You have to know the opcode and function codes of each instruction. For example, the format, opcode and function code is indicated below for some of the common instructions.
The opcode and the function code uniquely define an instruction.

| Name | Format | Opcode | Function code |
| :---: | :---: | :---: | :---: |
| addq | Operate | $0 \times 10$ | $0 \times 20$ |
| subq | Operate | $0 \times 10$ | $0 \times 29$ |
| mulq | Operate | $0 \times 13$ | $0 \times 20$ |
| sra | Operate | $0 \times 12$ | $0 \times 3 \mathrm{c}$ |
| lda | Memory | $0 \times 8$ |  |
| ldq | Memory | $0 \times 29$ |  |
| ldbu | Memory | $0 \times a$ |  |
| stq | Memory | $0 \times 2 \mathrm{~d}$ |  |
| beq | Branch | $0 \times 39$ |  |
| bne | Branch | $0 \times 3 \mathrm{~d}$ |  |
|  |  |  |  |

## Integer operate instructions

The operate format is for instructions performing integer register to integer register operations, e.g. addq, subq. The operate format allows the specification of one destination operand and two source operands. One of the source operands can be a literal value. The two formats are distinguished by bit 12. If one of the source operand is a literal value, bit 12 is set to 1 ; otherwise, bit 12 is 0 . It can be seen that each register field consists of 5 bits. This is because there are 32 integer registers. Thus, 5 bits is sufficient to hold the number denoting a register. In the diagrams below, ra and rb are the source registers' fields and rc is the destination register's field.
Integer operate instructions have the following format:


Suppose we have the instruction "addq $\$ \mathrm{a} 0, \$ \mathrm{t} 0, \$ \mathrm{t} 2$;". The identifiers a0, t 0 , t2 are symbolic names for registers 16,1 and 3 (decimal), so we could write the instruction as "addq $\$ 16, \$ 1, \$ 3$;".
Moreover, the literal flag must be 0 , so the fields for the instruction are:

| Field | opcode | regA | regB | padding | Literal flag | function | regC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | $0 \times 10$ | $0 \times 10$ | $0 \times 1$ | $0 \times 0$ | $0 x 0$ | $0 \times 20$ | $0 \times 3$ |
| Binary | 010000 | 10000 | 00001 | 000 | 0 | 0100000 | 00011 |

Grouping the bits in lots of 4 gives
01000010000000010000010000000011
Writing it in hexadecimal gives the instruction code as the number 0x42010403.
Consider the instruction "subq $\$ t 5,1 ;$ ".
Due to operate instruction format, it has to be expended to three operands, and replacing the symbolic name of registers by their numbers, gives "subq $\$ 6,1$, \$6;".
This is an integer operate format, with a literal as second operand, so the fields for the instruction are:

| Field | opcode | regA | Literal value | Literal flag | function | regC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | $\mathbf{0 x 1 0}$ | $\mathbf{0 x 6}$ | $\mathbf{0 x 1}$ | $\mathbf{0 x 1}$ | $\mathbf{0 x 2 9}$ | $\mathbf{0 x 6}$ |
| Binary | $\mathbf{0 1 0 0 0 0}$ | $\mathbf{0 0 1 1 0}$ | $\mathbf{0 0 0 0 0 0 0 1}$ | $\mathbf{1}$ | $\mathbf{0 1 0 1 0 0 1}$ | $\mathbf{0 0 1 1 0}$ |

Grouping the bits in lots of 4:
01000000110000000011010100100110
Writing it in hexadecimal, gives the instruction code as the number 0x40c03526.
In fact, the computer must perform the translation in reverse order. Given the instruction in internal form, it must be able to determine the opcode and operands, so that it can execute the instruction.
For example, suppose we have an instruction 0x4cf5540e.
Writing this in binary, gives 01001100111101010101010000001110 .
The 6 bit opcode is $010011,0 \times 13$ in hexadecimal, which represents an integer operate instruction.
Moreover bit 12 is 1 , so the instruction has a literal for the second operand.
Splitting it up into the relevant fields, gives

| Field | opcode | regA | Literal value | Literal flag | function | regC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary | 010011 | 00111 | 10101010 | 1 | 0100000 | 01110 |
| Hex | 0x13 | 0x7 | 0xaa | 0x1 | 0x20 | 0xe |
| Decimal |  | 7 | $\mathbf{1 7 0}$ |  |  | 14 |

Opcode $0 \times 13$, and function code $0 \times 20$ represent the mulq instruction. The Instruction is "mulq $\$ 7,170, \$ 14$;", or using symbolic names for registers, "mulq \$t6, 170, \$s5;".

## Memory access instructions

Memory access instructions have the following format:


The displacement is a signed two's complement number.
Suppose we have the instruction "lda $\$ \mathrm{sp},+10(\$ \mathrm{sp}) ;$ ".

| Field | opcode | regA | regB | Displacement |
| :---: | :---: | :---: | :---: | :---: |
| Hex | 0x8 | 0x1e | 0x1e | 0xa |
| Binary | $\mathbf{0 0 1 0 0 0}$ | $\mathbf{1 1 1 1 0}$ | $\mathbf{1 1 1 1 0}$ | $\mathbf{0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0}$ |

(Decimal 10 is hexadecimal 0xa and binary 1010.)
Grouping the bits in lots of 4 gives
00100011110111100000000000001010
Writing it in hexadecimal, gives the instruction code as the number $0 x 23 d e 000 a$.
Suppose we have the instruction "lda \$sp, -10(\$sp);".

| Field | opcode | regA | regB | Displacement |
| :---: | :---: | :---: | :---: | :---: |
| Hex | 0x8 | 0x1e | 0x1e | 0xfff6 |
| Binary | $\mathbf{0 0 1 0 0 0}$ | $\mathbf{1 1 1 1 0}$ | $\mathbf{1 1 1 1 0}$ | $\mathbf{1 1 1 1 1 1 1 1 1 1 1 0 1 1 0}$ |

(The decimal -10 is represented as a two's complement number by writing decimal 10 in binary as 0000000000001010 , taking the one's complement 1111111111110101 , add 1 to get 11111111111110110 . You MUST take into account the number of bits used to store the value.)
Grouping the bits in lots of 4 gives 00100011110111101111111111110110.

Writing it in hexadecimal, gives the instruction code as the number 0x23defff6.

## The reverse way

Suppose we have the instruction 0x23deffe0. In binary it transforms to: 00100011110111101111111111100000
The opcode is $0 x 8$, so it is a lda instruction. Splitting it up into fields gives:

| Field | opcode | regA | regB | Displacement |
| :---: | :---: | :---: | :---: | :---: |
| Hex | 0x8 | 0x1e | 0x1e | 0xffe0 |
| Binary | $\mathbf{0 0 1 0 0 0}$ | $\mathbf{1 1 1 1 0}$ | $\mathbf{1 1 1 1 0}$ | $\mathbf{1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0}$ |

In other words, "lda $\$ \mathrm{sp},-0 \times 20(\$ \mathrm{sp})$;". (We can determine the negative number the displacement corresponds to by taking the two's complement, to get a positive number. Alternatively, 0xffe0 can be substracted from 0x10000.)

## Branch instructions

Branch instructions are a little more complex, because the displacement stored in the instruction is relative to the PC , at the time at which the instruction is executed (after the PC has been incremented to point to just after the instruction), and the displacement is counted in longwords (in other words, the low two bits of the byte displacement are discarded), because all instructions must be longword aligned.


Suppose we have an instruction "bne \$s1, label1;", at address 0x80023c, and label1 correponds to address $0 x 80027 \mathrm{c}$.
The PC will be $0 \times 800240$ at the time the instruction is executed. So the address to branch to is $0 \mathrm{x} 80027 \mathrm{c}-0 \mathrm{x} 800240=+0 \mathrm{x} 3 \mathrm{c}$ bytes away. Dividing this by 4 (Displacement size is a multiple of longword size) gives us a displacement of +0 xf . The opcode for bne is $0 \times 3 \mathrm{~d}$, and register s 1 is register 10 (decimal):

| Field | opcode | regA | Displacement/4 |
| :---: | :---: | :---: | :---: |
| Hex | 0x3d | 0xa | 0xf |
| Binary | $\mathbf{1 1 1 1 0 1}$ | $\mathbf{0 1 0 1 0}$ | $\mathbf{0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1}$ |

Grouping the bits in lots of 4 gives
11110101010000000000000000001111

Writing it in hexadecimal, gives the instruction code as the number 0xf540000f.
Suppose we have an instruction "beq \$v0, label2;" at address 0x80025c, and label2 corresponds to address $0 \times 80022 \mathrm{c}$.
The PC will be $0 \times 800260$ at the time the instruction is executed. So the address to branch to is $0 \times 80022 \mathrm{c}-0 \mathrm{x} 800260=-0 \times 34$ bytes away $(0 \times 7 \mathrm{fffcc}$, when written as a 23 bit 2 's complement number).
Dividing this by 4 gives us a displacement of $-0 x d$ ( $0 x 1 \mathrm{ffff} 3$, when written as a 21 bit 2's complement number). The opcode for beq is $0 \times 39$, and register v0 is register 0 :

| Field | opcode | regA | Displacement/4 |
| :---: | :---: | :---: | :---: |
| Hex | 0x39 | 0x0 | -0xd(0x1ffff3) |
| Binary | 111001 | 00000 | $\mathbf{1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1}$ |

(There are various ways of performing the arithmetic. One way is to do everything in binary. Another way is to do it in hexadecimal. Negative numbers come out as numbers with.f's on the left. When the data is packed in the displacement field, the extra bits are discarded.)
Grouping the bits in lots of 4 gives

## 11100100000111111111111111110011

Writing it in hexadecimal, gives the instruction code as the number 0xe41ffff3.

## The reverse way

Suppose we have the instruction 0xe6000003, at address 0x800200. In binary this correspond to 11100110000000000000000000000011.
The opcode is $0 \times 39$, so it is a beq instruction.
Splitting it up into fields gives:

| Field | opcode | regA | Displacement/4 |
| :---: | :---: | :---: | :---: |
| Hex | $0 \times 39$ | $0 \times 10$ | 0x3 |
| Binary | $\mathbf{1 1 1 0 0 1}$ | $\mathbf{1 0 0 0 0}$ | $\mathbf{0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1}$ |

The destination adress is $4 * 0 \times 3+0 x 800204=0 x 800210$, giving the instruction "beq $\$ a 0,0 x 800210 ;$ ". If the address $0 x 800210$ has a label, the symbolic label can replace it.

## Assembling

Convert the instructions below to hexadecimal code.
mulq \$16, \$17, \$18 (reg 16 is 0x10)

| 3126 | $25 \quad 21$ | 2016 | 1513 | 12 | 115 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 010011 | 10000 | 10001 | 000 | 0 | 0100000 | 10010 |
| Opcode | Ra | R.b | padding | LF | Function | Rc |
| $0 \times 13$ | 0x10 | $0 \times 11$ | 0x0 | 0x0 | $0 \times 20$ | 0x12 |

0x4e110412
addq \$19, \$20

| 31 | 26 | 25 | 21 | 2016 | 1513 | 12 | 11 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 010000 | 10011 | 10100 | 000 | 0 | 0100000 | 10011 |  |  |
| Opcode | $R a$ | $R b$ | padding | LF | Function | RC |  |  |
| $0 \times 10$ | $0 x 13$ | $0 x 14$ | $0 x 0$ | $\mathbf{0 x 0}$ | $0 \times 20$ | $0 \times 13$ |  |  |

$0 \times 42740413$
addq\$21, 0x34, \$1

| 31 | 26 | 25 | 21 | 20 | 13 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 010000 | 10101 | 00110100 | 1 | 0100000 | 00001 |  |
| Opcode | Ra | Literal | LF | Function | Rc |  |
| $0 \times 10$ | $0 \times 15$ | $0 \times 34$ | $\mathbf{0 x 1}$ | $\mathbf{0 x 2 0}$ | $\mathbf{0 x 1}$ |  |

0x42a69401
subq $\$ 2,12$

| 31 | 26 | 25 | 21 | 20 | 13 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 010000 | 00010 | 00001100 | 1 | 0101001 | 00010 |  |
| Opcode | Ra | Literal | LF | Function | $\mathbf{R c}$ |  |
| $0 \times 10$ | $0 \times 2$ | $0 x c$ | $\mathbf{0 x 1}$ | $\mathbf{0 x 2 9}$ | $\mathbf{0 x 2}$ |  |

0x40419522

