

# Reminder: Project is due TODAY!

#### Test Format

- Similar in format to test
- 11 questions
- First three are compulsory
- Answer 5 out of final 8 questions

## **Required Reading List**

 Olukotun & Hammond, The Future of Microprocessors, *IEEE Queue*, September 2005.

2010

2010

YEAR

Zealand

The University of Auckland

- Hennessy & Patterson, Computer Architecture: A Quanitative Approach (4th Ed.), 2007, Morgan Kaufmann, San Francisco, CA, USA.
  Chapter 2
- P. Sweazey and A.J. Smith, A class of compatible cache consistency protocols and their support by the IEEE Futurebus, *Proc. Thirteenth International Symposium on Computer Architecture (ISCA-13)*, Tokyo, Japan, pp. 414-423, June 1986.
- James E. Smith, Characterizing computer performance with a single number, *Communications of the ACM*, Vol. 31, #10 (October 1988), pp 1202-1206.
- Mark Hill, Processors should support simple memory-consistency models, *IEEE Computer*, 31(8), pp. 28-34, August 1998.

- How to Survive the Multicore Software Revolution (or at Least Survive the Hype)
- M. Herlihy and J.E.B. Moss, Transactional Memory: Architectural Support for Lock-Free Data Structures, Proc. International Symposium on Computer Architecture (ISCA-93), ACM Press, 1993, pp. 289-300. (required reading for Final Exam, not Test)
- J.R. Larus, R. Rajwar, *Transactional Memory*, (available for free download as a pdf on UoA campus) Morgan and Claypool Publishers, 2006. (Chapters 1 & 2 are required reading for Final Exam, not Test)
- R. Rajwar & J.R. Goodman, Speculative Lock Elision: enabling highly concurrent multithreaded execution, 34th Annual International Symposium on Microarchitecture (MICRO-34), December 2001, pp. 294-305.

http://www.cs.auckland.ac.nz/courses/compsci703s1c/resources/

#### **Recommended Reading**

- Wikipedia: "Cache Memory" http://en.wikipedia.org/wiki/CPU\_cache
- M. Hill & A.J. Smith, Evaluating Associativity in Caches, IEEE Computer, 29(12), pp. 66-76, Dec 1996.
- · Jon Stokes, Understanding CPU caching and performance, http://arstechnica.com/ old/content/2002/07/caching.ars
- R. Rajwar & J.R. Goodman, Transactional execution: toward reliable, high-performance multithreading, IEEE Micro, 23(6), pp. 117-125, November/ December 2003.
- D Dice, Y Lev, M Moir, D Nussbaum, "Early experience with a commercial hardware transactional memory implementation," ASPLOS09, pp. 157-168, (March 2009).

- AMD Advanced Synchronization Facility: Proposed Architectural Specfication, Advanced Micro Devices, Publication #45432(revision 2.1), March 2009.
- M Herlihy, V Luchangco, M Moir, W Scherer III, "Software transactional memory for dynamic-sized data structures (DSTM)," Twenty-Second ACM Symposium on Principles of Distributed Computing (PODC), 2003, pp. 92-101.
- M.J. Flynn, Very high-speed computing systems, IEEE Proceedings, 54(12), pp. 1901-1909, 1966.
- R.M. Russell, The CRAY-I computer system, CACM, 21(1), pp. 63-72, 1978.

## Topics I Plan[ned] to Cover

• Moore's Law

aa 2010

Zeal

University of Auckland I New

2010 A

of Auckland | New Zealand

The University

- Multiprocessing, Multithreading & Multicores
- Classical Advanced Computer Architecture
- Instruction-level parallelism
- · Pipelining; multiple issue & OOO execution
- · Reducing the cost of branches
- Memory hierarchies
- Hardware-based Speculation
- Limits on ILP
  - Memory Hierarchy design
- · Cache memory: basics and optimizations
- · Protection: virtual memory & virtual machines
- -(I/O)
- Caches: MOESI, directories, source snooping
- Methods-tools, benchmarks, simulation

#### Programming

- Threads
- MPI
- OpenMP
- Caches & multiprocessors
- coherence: snooping, MOESI, directories
- -lost updates
  - memory ordering
  - Transactions & Synchronization
  - Locks, Atomic operations - Transactional Memory
  - Hardware support for transactions
  - Scalable Systems
  - Dataflow
  - SIMD/Graphics

#### **Topics Covered (Lecture titles)**

- Moore's Law
- Multiprocessing, Multithreading & Multicores
- Classical issues in computer architecture
- Concurrent Programming
- MP Cache Issues & Transactional Memory
- Caches: MOESI, directories, source snooping
- Sriram Vajapayem: Practical Multicores
- Methods-tools, simulation
- MP issues: missing update, memory ordering
- Transactional Memory: Herlihy/Moss

- SLE/TLR
- Herlihy&Moss: TM
- Extending HTM
- Non-blocking synchronization
- Software TM
  - Best-effort/LogTM
  - Hybrid TM
  - Historyic Parallel computing (SIMD/ MIMD)
  - Current Parallel Computing

#### Terms You Should Know

- MESI, MOESI
- Bloom Filter
- STM, HTM, NZTM
- SLE
- SIMD
- ROB
- Non-blocking, lock-free, obstruction-free

¥ 2010

2010

YEAR

ENTATION


Zealand

The University of Auckland | New

The University

# The University of Auckland I New Zealand

# High-level Summary (Slides)



#### The Future of Microprocessors

- Is Moore's Law really a "law"?
  - Clearly it works by creating expectations that are then fulfilled.
- How long will it last?
- Does it apply to other things than transistors?

# **Central Importance of Memory**

- Some workloads (i.e., scientific/engineering codes) are limited by computation; most are not. The former can be parallelised easily.
- *Latency* of memory is critical.

A 2010

The University of Auckland | New Zealand

- Memory accesses are highly non-random; most can be predicted to be within a small set (locality)
- Primary limit on performance: unpredicted memory accesses.

2010

PRESENTATION

The University

aa 2010

PRESENTATION

The University of Auckland | New Zealand

Claim: Any application that runs slow enough that performance is an issue must have massive parallelism

#### Exceeding the Flynn Limit

- Michael Flynn observed that every uniprocessor built or proposed had a maximum rate of execution of one instruction per clock cycle
- Major challenge: how to detect hazards and guarantee correctness while issuing multiple instructions simultaneously?

#### Multiprocessors, Multi-Cores, Multi-threading and Hyperthreading

#### Terminology


aa 2010

The University of Auckland I New Zealand

2010

The University of Auckland


- Multiprocessors: multiple processors sharing a common memory (SMP, tightly-coupled MP)
- Multi-cores: multiple processors sharing a common silicon die and memory system (CMP)
- Multithreading: a single processor capable of maintaining the state of multiple threads or processes while executing
- Hyperthreading: Intel's term for a certain type of multithreading (SMT)
- Chip Multithreading (CMT): a multi-core die with multithreaded processors




• Virtual memory (latency and aliasing)

 Capacity, Compulsory & Conflict misses

 Hit/Miss ratio; Avg. Memory Access Time (AMAT)





#### **Multiprocessing Issues**

Cache Coherence

2010 A

The University

- "Missing Update Problem"
- Memory Consistency

# Herlihy/Moss 1992

- This paper coined the term "Transactional Memory"
- Really an argument for lock-free data structures to avoid
  - Priority inversion
  - Convoying
  - Deadlock
- Argues for moving responsibility for synchronization away from the programmer
- Points out nice fit with hardware [Knight 1986]

## Topics in TM

- Herlihy/Moss: transactional cache – Rock
  - ASF
- Extending TM
- Non-blocking synchronisation
- Software TM
- Best-effort TM
- Hybrid TM

# Speculative Lock Elision

- Identify critical section (speculatively)
- Determine that contention is unlikely
- Speculatively execute critical section
- *Don't* acquire write permission on Lock
- Track external Read/Write conflicts
  - On conflict, try to acquire lock and continue
  - Declare misspeculation and execute without speculation
- When Release(Lock) is encountered, commit entire CS atomically

## Past & Present Multiprocessors

• SIMD

2010 Ear

The University of Auckland I New Zealand

A 2010

The University of Auckland | New Zealand

- Illiac IV
- Cray-1 (vectors)
- Current multicores
  - Cell
  - Nvidia
- Larrabee

a 2010

PRESENTATION

The University of Auckland | New Zealand

a 2010