



#### **Today's Recommended Readings**

- D Dice, Y Lev, M Moir, D Nussbaum, "Early experience with a commercial hardware transactional memory implementation" *ASPLOS09*, pp. 157-168, (March 2009).
  - http://research.sun.com/scalable/pubs/ASPLOS2009-RockHTM.pdf
  - See especially section 2: Background
- AMD Advanced Synchronization Facility: Proposed Architectural Specfication, Advanced Micro Devices, (March 2009).
  - http://developer.amd.com/assets/45432-ASF\_Spec\_2.1.pdf

### CS703 Project

- Extend Bochs (functional) simulator to make simple performance measures
  - http://bochs.sourceforge.net/

PRESENTATION as 2010

Zealand

The University of Auckland I New

PRESENTATION BE 2010

The University of Auckland | New Zealand

- Simulate the multicore system from A1 running your programme
- Compare simulation results to actual execution time

#### Alternative assignment

- Select two Multicore chips and compare/contrast them, e.g.,
  - Target applications (what they would do well, what they would not do well)
  - Number of cores & threads
  - Memory organization: caches, levels, sharing, coherence
  - Interface to outside world
  - Support for multiple chips
- Maximum grade: B

### Generic "Best-Effort" HTM

- Atomically executes transactions
  - Speculate, then commit or abort
- Failure IS an option (success may not be)
  - Some transactions may always fail
  - Not necessarily predictable which will succeed
  - Specification is difficult/imprecise
  - Litmus test guarantee:

If you write your code as specified in the example, it will succeed

presentation

### ROCK

• SPARC multicore processor

• Designed and built

- Never marketed

- Never cancelled

- Multiple cores, multiple threads

- Highly speculative (e.g., *hardware scout*)

≣ 2010

#### **ROCK Guarantees**

Forward progress is guaranteed(?) if

- Cache line read limit not exceeded
- No more than 32 writes
- No interrupts/exceptions
  - No system calls
  - No TLB misses
- No conflicts

### **ROCK Instructions**

• CHKPOINT

ENTATION RAZO10

The University of Auckland | New

<u>∎</u> 2010

of Auckland | New Zealand

The Univ

- Begin speculation
- Looks like a branch instruction but speculates not taken
  - Branch is taken on abort
- COMMIT
- (ABORT)

## AMD: Advanced Synchronization Facility (ASF)

- A proposal for TM support for AMD processors
- Open for public discussion/criticism/proposals

The University of Auckland | New Zealand

### **ASF** Instructions

The University of Auckland I New Zea

# SPECULATE: begin transaction – Special status code register can be tested

- COMMIT
- ABORT
- LOCK MOVx, LOCK PREFETCH, LOCK PREFETCHW (first time in atomic section)

### ASF Guarantees

Forward progress is guaranteed if

- Four 64-byte cache lines limit not exceeded
- No interrupts/exceptions
  - No system calls
- No TLB misses
- No conflicts

PRESENTATION as 2010

The University of Auckland I New Zealand

PRESENTATION NATION 2010

The University of Auckland | New Zealand

### Contention/Conflicts

Who Should Win?

- Oldest transaction (FCFS)
- Most urgent
- Most "Karma"
- Most disruptive

ROCK: Most aggressive

- Requester always wins

### What about Locks?

- Locks are usually a library function
- Replace **lock\_acquire()** code with CHKPOINT
  - Must handle case where speculation fails
- Replace **lock\_release() code** with COMMIT