

 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Interaction of Virtually-addressed cache Multi-level cache Cache coherence Non-blocking cache 	 Scalable Memory Systems (2) Directory-based protocols vs. snooping Snooping has serious limitations of scale Directory-based is always slower, but scalable Basic protocol is simpler (3 states), but requires more serial events Maintaining a sharing list in the directory Distributed writes (why they are slow) Dealing with races
<page-header><page-header><page-header><page-header><page-header><page-header><page-header></page-header></page-header></page-header></page-header></page-header></page-header></page-header>	 Better programming Models Critical sections Atomic RMW operations T&S, T&T&S, Atomic Swap Compare & Swap LL/SC Notion of transactional memory Atomic insertion of a transaction (linearizability) Hardware support (SLE) Implementing Transactional Memory Hardware software 	 Since the Test Evaluating Performance ISAs (Wulf) Importance of Regularity, Orthogonality, & Composability Primitives, not solutions Run-time vs. Compile-time trade-offs
 Instruction-Level Parallelism How to capture ILP Discover inter-instruction dependences Assign insructions to functional units Determine when instructions execute Branching Cost of branching Prediction: costs and problems Speculation 	 ILP: OoO Execution Hazards: RAW, WAR, WAW Busy Bits for synchronization Tomasulo Algorithm Register Renaming The "Imprecise interrupt" 	 EPIC Architectures and Itanium How much to do at compile time? Four architectural models VLIW Dynamic VLIW Epic Superscalar Predicated execution Compiler hints for memory hierarchy Control speculation Dealing with exceptions Data speculation: the ALAT

Cray Architectures

- Multiple register sets
- Vector instructions
 - vector registers
 - loads/stores with a stride
 - chaining

PRESENTATION 2006

Pl

- very high memory bandwidth
- Memory hierarchy (no cache)