Announcements/Reminders

- Progress report due: Tuesday, May 23
- Final Project due: Friday, June 2
- Classes this week:
 today (only)
- Classes next week:
- Wednesday
- Friday

17-May-0

17-04-04

Out-of-Order (OoO) Execution

C\$210C\$703

- Dataflow: each instruction (procedure, method, code segment) depends on certain operands.
- These operands have been assigned values sometime previously.
- $-\;$ If they have been assigned, the instruction can be "issued"
- Instructions can be issued even if previous instructions have not been issued.
- · Instructions are retired (committed) in-order
 - Necessary for handling exceptions
 - Memory ordering is easier
- Registers are loaded from main memory, or stored as output of instructions
 - If a register value is needed before it is available, this is a hazard.

C\$210C\$703

Computer Science 703 Advance Computer Architecture ^{2006 Semester 1} Lecture Notes 17 May06 Executing Out-of-order

James Goodman



Simple OoO Scheme: Busy Bits

How do we know if a register is available?

Associate "busy bit" for each register

17-May-06

17-May-06

- Set bit when issuing instruction with register as target
- Clear bit when value is entered into register
- Issue instruction only if busy bit is not set
- Instruction can only be issued if source registers are not busy (available)

C\$210C\$703

Sources for this lecture

R.M. Tomasulo, "An efficient algorithm for exploiting multiple arithmetic units," *IBM Journal*, January 1967, pp. 25-33.
Hennessy/Patterson, Section 3.2-3.3, pp. 181-196.

Handling Hazards

C\$210C\$703

• 3 kinds of hazards:

17-May-06

17-0490-06

17-May-06

5

8

- RAW (True dependence)
- Handled by busy bits
- WAR (Anti-dependence)
 - Not handled by busy bits
- WAW (Output dependence)
 Not handled by busy bits
 - Not nandled by busy bits
 Why would this happen?

Handling WAR & WAW Hazards

- What if instruction has been issued with target register 4 and another instruction wants to target register 4?
- May be pending source register instructions (WAR) or not (WAW)
- Recognize that the register actually has two values assigned to it!
- Single assignment concept: a "virtual register" is assigned a value once
- The virtual register is "live" until it has been read for the last time
 Last time can be detected only when register is written
- Rename registers (reassigning registers through a level of indirection):
 - Each time register is targeted, if outstanding writes, assign a new register and remap the registers
 - Issue logic must remember which register 4 to use (trivial if inorder)

CS210CS703



CS210CS703



CS210CS703

C\$210C\$703



9