

- - Time: photoshop, weather forecast,...
 - Cost: hotel "key", PDA, ...

2-May-07

→z * (x + v)

Universal Turing Machine

Therefore, a computer is a universal computing device! CS210

· a computer can emulate a Universal Turing Machine,

U is programmable – so is a computer!

· instructions are part of the input data

and vice versa

· In practice, *solving problems* involves computing under constraints.

CS210

8

2-May-07

2-May-07

- Power: cell phone, laptop, ...



The Von Neumann Computer



The von Neumann Model

- Computer consists of CPU, Memory, I/O
- Memory may contain instructions or data (or meta-data)
- Does only one thing: the Instruction/Execution cycle

The Instruction/Execution Cycle

Do forever { Fetch instruction into IR from memory address in IP Update IP for next instruction Decode instruction Evaluate addresses Fetch operands from memory Store result }

The Instruction/Execution Cycle: Variant for Control Instructions

Do forever { Fetch instruction into IR from memory address in IP Update IP for next instruction Decode instruction Evaluate test criterion If success, store new address to PC

2-May-07

A Few Sample Instructions

CS210

11

14

17

2-May-07

 Instruction
 Meaning

 add A, B, C
 C = A + B

 sub A, B, C
 C = A - B

 mul A, B, C
 C = A * B

 bne A, B, Label
 if (A != B) goto Label

 halt
 ?

• A *Label* designates a memory location.

• A Label can identify either an instruction or a variable

CS210

A Simple Program

CS210

12

	Instru	uctions	s:			Initial	values:	
	L1:	add	VA,	vв,	VA	VA:	0	
	L2:	sub	vc,	VD,	vc	VB:	1	
	L3:	mul	vc,	VE,	VE	VC:	6	
	L4:	bne	VA,	vc,	L1	VD:	2	
	L5:	halt				VE:	5	
						IP:	L1	
2-May-07						CS210		15

Computer Science 210 Computer Systems 1 2007 Semester 1 Lecture Notes

CS210

The Alpha Architecture





Recommended Readings

- These notes (only after the lecture): http://www.cs.auckland.ac.nz/compsci210s1t/lectures
- Dr. Bruce Hutton's lecture notes: http://www.cs.auckland.ac.nz/compsci210s1t/resources
- These lectures mostly based on chapter 2 of Dr. Hutton's notes.
- You are responsible for the first 13 chapters of Dr. Hutton's notes.
- However, if I don't talk about it in class, it probably won't be on the exam!

The Alpha Computer



2-May-07

2-May-07

2-May-07

13

CS210



A B 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 XOR AND OR/BIS ANDNOT/BIC XORNOT(EQV) ORNOT

CS210

25

2-May-07

- Form: sll A,Count,B
- A count of *i* is equivalent to *i* shifts by 1 place.

CS210

26

2-May-07

- · There are three types of Shift Operations
 - logical
 - arithmetic
 - rotate

2-May-07

• Basic Right Shift Operation:



CS210

27







Load Instructions

 ldq reg, Load quadword ldl reg, Load sign-extended longword ldwu reg, Load zero-extended word ldbu reg, Load zero-extended byte stq reg, Store quadword stl reg, Store longword stw reg, Store word stb reg, Store byte 	Figure 1–1: Instruction Format Overview 31 26 25 21 20 16 15 5 0 Opcode Number PALcode Format Opcode RA Disp Branch Format Opcode RA RB Disp Memory Format Opcode RA RB Function RC Operate Format	 ldq Reg, Address ! Direct What's the problem? Address is stored as a constant inside the instruction How to dynamically change the address? Instructions should be small, fixed size Addresses are large How to store a 51-bit address in a 32-bit instruction? Also a problem for branch instructions: bne Reg, Address
2-May-07 C\$210 55	 From The Alpha Architecture Handbook, Compaq Computer Corporation, 1998. 2-May-07 CS210 56 	24May-67 C5210 57
Opcode Src1 Src2 Dest • Register specification requires 5 bits • Memory specification requires up to 51 bits (at least 43) • Opcode specification requires ? • 515 unique opcodes • 10 bits required?	Arithmetic/Logical Instruction \bigcirc OperateSrc1Src2FunctionDest6 bits5 bits5 bits11 bits5 bits• Opcode indicates a class of instructions• Opcode 10 ₁₆ indicates an arithmetic function• Opcode 11 ₁₆ indicates a logical function• Opcode 12 ₁₆ indicates a shift function• Opcode 12 ₁₆ indicates a shift function• Trunction" is extended Opcode, specifying which	Example: addq01 0000Src1Src2000 0010 0000Dest6 bits5 bits5 bits11 bits5 bits• Opcode for arithmetic instructions is 1016• Function code for addq instruction is 2016• Src1, Src2 and Dest each specify 1 of 32 registers
2446y-07 CS210 58 Example: bne	arithmetic/logical function 2446y-07 CS210 59 Idea: Add another word	2446y-07 C5210 00 Idea 2: Address is in Register
11 1010 Reg Target	Load/ Store Reg Upper 21 bits of address Low 32 bits of address 6 bits 5 bits 21 bits 22 bits	• Load instruction specifies a register to supply address: Register Indirect

Motivation: Instruction Formats

5 bits

6 bits

2-May-07

- Opcode for bne instruction is 3d₁₆
- Test register specifies 1 of 32 registers for testing

21 bits ???

Only 21 bits left for target instruction address!!!

CS210



- Load/store instructions could be 64 bits
- 21 + 32 = 53 bits
- But

2-May-07

61

- Instructions are not all the same size
- Load address is a constant—can't be changed within program

CS210

62

2-May-07

· Easy to change address without changing instruction But

CS210

63

- How does the address get into the register?
- How is the address modified?

Loads & Stores



- in time (temporal locality)
- in space (spatial locality)
- · Accesses are to objects
 - structures
 - arrays
- · Can dynamic compute address arithmetically
- · Can statically predict offset within known structure

CS210

CS210

Load Instructions

CS210

- Static offset embedded in instruction

- Cannot be dynamically varied

Special Case of Base + Displacement

CS210

Register Direct – Zero displacement – Register specifies address	 ldq reg, disp(base) ldl reg, disp(base) ldwu reg, disp(base) ldbu reg, disp(base) 	! Load quadword ! Load sign-extended longword ! Load zero-extended word ! Load zero-extended byte	• Di • In
	 stq reg, disp(base) stl reg, disp(base) stw reg, disp(base) stb reg, disp(base) 	! Store quadword ! Store longword ! Store word ! Store byte	• R - • R
	• lda reg, disp(base) • ldah reg, disp(base)	<pre>! Assign computed addr to reg ! Multiply displacement by ! 65,536 and add to base, ! assign to address</pre>	• Ba

2-May-07

2-May-07

67

Displacement

Summary: Possible Addressing **Modes for Memory Operations**

· Displacement is a 16-bit signed constant, sign-extended

C\$210

· Displacement defines position relative to Base

- irect
- address contained in instruction

Effective address: (Base) + Displacement

· Base specifies a 64-bit address

ndirect

to 64 bits

2-May-07

2-May-07

68

- Instruction contains address where address is held
- egister indirect
 - Instruction specifies register where address is held
- egister + Register
- Instruction specifies two registers
- Contents of registers are added to determine address
- ase + displacement
 - Instruction specifies register and contains displacement
 - Displacement is added to content of register to determine address

CS210

2-May-07

60

72

 Other Possible Addressing Modes Immediate operand Instruction contains the value, used as an operand Limited by word size to small constant (8 bits) Example: addg \$5, 1, \$5 Example: 1da reg, disp(\$31) Example: bne reg, target 	 Branch Instruction How to specify full add (≤ 53 bits) in a 32-bit instruction? Observation: most branches are short Branch can use <i>relative address</i>: difference from current value of PC. 	Example: bne 11 1010 Reg Target 6 bits 5 bits 21 bits • Instruction must be aligned: two LSBs must be zero			
24May47 CS210 73	2-May-07 CS210 74	 Test register specifies 1 of 32 registers for testing 21 bits can specify a branch relative to current instruction of PC ± 2²⁰ instructions New PC = PC + sign-extend(4 * Target) 			
Long-distance Branches • Jump instruction – Full address specified indirectly through register – Unconditional transfer of control	 Examples of Operand Specifications Register (operate, control, memory) Unsigned 8-bit constant (operate instructions) Unsigned 6-bit count (shift instructions) Base + displacement (memory) 21-bit branch offset (control) 26-bit constant (PALcode format) 	 I/O Instructions Privileged Architecture Library (PAL) A set of functions of arbitrary complexity invoked by a special call_pal instruction Performs privileged operations such as accessing disk, reading and printing, etc. Form: call_pal constant call_pal CALL_PAL_CALLSYS call_pal CALL_PAL_BPT 			
2-May-07 CS210 76	2-May-07 CS210 77	2-May-07 CS210 78			
<pre>Simple I/O . getchar (result in \$vo) didg \$a0, 0x1 // CALLSYS_GETCHAR call_pal 0x83 // CALL_PAL_CALLSYS . putchar (character in \$a1) ldidg \$a0, 0x2 // CALLSYS_PUTCHAR call_pal 0x83 // CALL_PAL_CALLSYS</pre>	Computer Science 210 Computer Systems 1 2007 Semester 1 Lecture Notes Part 2 Subroutines James Goodman Department Computer Science	 Recommended Readings Chapter 5: use of registers Chapter 11: function invocation Randy Bryant, <i>Alpha Assembly Language Guide</i> (available under Resources at the website) Section 3 			

2-May-07

CS210

81

79

2-May-07

CS210

	Regist	ers Named			Register Names		Mem	ory Allocation for a Varia
	\$0 \$1-\$8, \$9-\$14 \$15 \$16-\$21 \$22-\$25 \$26 \$27 \$28 \$29 \$30 \$31	\$v0 \$to-\$t9 \$so-\$s5 \$fp \$ao-\$a5 \$t8-\$t11 \$ra \$pv \$at \$gp \$sp \$zero (special)		\$to-\$t11 \$so-\$s5 \$ao-\$a5 \$vo \$ra \$gp \$sp \$zero	Temporary registers, used to hold temporary values, when evaluating expressions, etc. Saved registers, used to hold the values of local variable in functions. Argument registers, used to pass parameters to functions. Value register, used to return the result of a function. Return address register, used to hold the return addre of a function. Global pointer register, used to point to the table of constants. Stack pointer register, used to point to the top of the stack used to allocate space for functions. Zero register, that always contains the value zero. Attempting to write to this register has no effect.	les ss	 Global Usa Local v All Usa Usa Tempa Sin Alla Argum Alsa Pas Alsa 	l variables, constants: allocate memory permanently e registers? Maybe, if used frequently variables locate space permanently? Not needed: variables have a lifetime Not sufficient: same variable might have multiple instances e registers? Likely, since they are short-lived and dynamic orary variables (used in computations) nilar to local variables ocate space dynamically, probably in registers nents to have a lifetime ss in registers? Yes, if not too many to result(s), but in reverse direction
2-May-07		CS210	82	2-May-07	CS210	83	2-May-07	CS210

Two Distinct Storage Issues

Variables have a lifetime · A variable requires storage when it is written · Registers vs. memory • A variable does not require storage if it will not be read again · Dynamic variables • A variable is defined within a scope before it is written · Variables do not need space allocated if they aren't · If we know a variable will not be read, we can deallocate storage on the last read, allocate it on write. assigned a value - We must be certain that the variable will not be read again • Different variables can be assigned to the same - This is often possible in controlled situations, e.g., loops memory location at different times • In effect, each write creates a new variable, written only once Hardware implications · The same variables in different instances requires two - with multiple instructions being executed, a dead variable can be different memory locations if they overlap inferred on each write (previous instructions may still need to read (recursion) - A different buffer can be assigned the new value while the old value is still live!

The Stack

CS210

85

88

2.Mov.01

2-May-07

- · Modern programming languages require the ability to allocate space for an indefinite number of variables
- · Each instance of a method requires its own space for variables, arguments, and temps.
- The Stack of Activation Records is a data structure that satisfies this requirement.

CS210

On invocation

2-May-07

2.1490-07

- · Allocate space for arguments, temps, local variables: a Frame
- · Save (spill) some registers to allocate for subroutine · Save linkage information (how to return)
- · Transfer control to subroutine
- On return
 - Assign return value
 - Restore spilled registers
 - · Deallocate space
 - · Jump back to original code

Caller vs. Callee

C\$210

- · Who should allocate space?
 - Callee knows how much space it needs
 - Arguments and return are special: they are shared
- · Who should save registers?
- · Caller should save
 - Don't need to save registers not being used
 - Only caller knows this
- · Callee should save
 - Don't need to save registers that won't be touched

CS210

- Only callee knows
- · Solution: do both!

Recommended Readings

C\$210

For today's lecture

2-May-07

2-May-07

80

- Chapter 11: function invocation.
- Randy Bryant, Alpha Assembly Language Guide (available under Resources at the website) Section 3
- · Chapter 12: assembling and disassembling
- For the mini-assignment
- · Chapter 6: program structure
- Chapter 7: strings
- · Chapter 8: running the simulator
- · Chapter 10: writing and debugging in assembly language

CS210

ocation for a Variable

Dynamic Variables

Extreme Case: Write-once variables

84

87

an

Caller/Callee Register Allocation

- Temporary registers for callee
 - \$to-\$t11
 - Free for use, but not preserved
- Saved registers for caller
 - \$so-\$s5

2-May-07

2-May-07

- Free to use, but responsible for saving/restoring value
- Every method is potentially both a caller and callee
 - Leaves (methods that invoke no other methods) often don't need to use S registers—no spills
 - Other nodes save registers they use exactly once: on invocation

CS210

Use of Stack for Subroutines: Callee

- Allocate space for new activation record
- Saved any saved registers (\$so-\$s11) to stack
- Save \$ra to stack if any other procedure might be called
- Perform function (possibly invoking other functions)

CS210

- Restore saved registers (\$so-\$s11, \$ra)
- Assign return value to \$vo
- Deallocate space for current activation record
- Return to calling procedure via \$ra

Dealing with Arguments

Use of Stack for Subroutines: Caller





Optimizations

- · Stack is designed to handle worst case:
 - Spilled registers
 - Return address
 - Extra arguments
- · In practice stack can be very small
 - If called procedure is a leaf (does not call other procedures), it may not not need a stack at all.
 - Even if it calls other procedures, it needs to save RA, but
 - May not need to save arguments
 - May not need to save registers
 - Could be as little as one word!

Computer Science 210 Computer Systems 1 2007 Semester 1 Lecture Notes Part 2

The Assembly Process

James Goodman



97

2-May-07

CS210



ASCII Characters



CS210

Symbol Table

Symbol	Address				
number	0x0100	0000			
string1	0x0100	0004			
xxx	0x0080	0004			
ууу	0x0080	0010			

Instruction Formats

Figure 1–1: Instruction Format Overview

31 26	25 2	120 16	15	5	4	0	
Opcode			Number				PALcode Forma
Op∞de	RA		Disp				Branch Format
Opcode	RA	RB	Dia	зр			Memory Format
Opcode	RA	RB	Function		RC		Operate Format

- From The Alpha Architecture Handbook, Compaq Computer Corporation, 1998.

2-May-07

106

2-May-07

CS210

2-May-07

107

CS210

108

Opcode Assignment

Instruction	Format	Opcode	Function code
beq	Branch	0x39	
bne	Branch	0x3d	
br	Branch	0x30	
bis	Operate	Ox11	0x20
ldq	Memory	0x29	
addq	Operate	0x10	0x20
subq	Operate	0x10	0x29
cal_pal	PALcode	0x00	
L		CS210	I

Register Names

Program to Assemble

Ŭ			data {	
\$o	\$vo		number: quad 32769;	
\$1-\$8, \$9-\$14 \$15 \$16-\$21	\$to-\$t9 \$so-\$s5 \$fp \$20-\$25		<pre>string1: asciiz: "Hello!\n" } data code { public enter: beg \$t0 ypp;</pre>	
\$10-\$21 \$22-\$25 \$26	\$t8-\$t11 \$ra		idq \$50, yyy, idq \$50, (\$t0); subq \$50, 1 bne \$50, xxx:	
\$27 \$28 \$29 \$30	\$pv \$at \$gp \$sp		yyy; addq \$zero, 123, \$t0 br xxx; clr \$al; ldiq \$a0,0; / CALLSYS_EXIT; cli \$20,0; / CALLSYS_EXIT;	
\$31 2-May-07	\$zero (special)	110	Call_pal_0x83; / Call_pal_CalLSYS; } code 24May-07 CS210 111	

113

Working Assembly

0x0080 0000 0x0080 0004 0x0080 0008 	0x32 \$t0=1 +3 1100 10 00 001 0 0000 0000 0000 0000 00	00	00800000 00800004 00800002 00800010 00800010 00800018 00800012 00800020 00800024	e4200003 a5210000 41203529 f53ffffd 43ef7401 c3fffffb 47ff0411 a61d0000 00000083 00000000	beq ldq subq bne addq br bis ldq call_pal call_pal	<pre>\$c0, .main.yyy \$c0, .main.yyy \$s0, +000(\$t0) \$s0, 01, \$s0 \$s0, .main.xxx \$zero, 7b, \$t0 \$zero, main.xxx \$zero, \$zero, \$a1 \$a0, +0000(\$gp) 000003 000000</pre>
0x0100 0000 0x0100 0004 0x0100 0008 0x0100 0000 0x0100 0010 	0000 0000 0000 0000 1000 0000 0000 000		0100000 01000004 01000008 0100000c	00008001 00000000 6c6c6548 Hell 000a216f o!??	main.numbe Hex 8001 main.strin Hex a216:	r: g1: f6c6c6548
2-May-07	C\$210	112	2-May-07		CS210	

Assembled Code