

· How does the address get into the register?

CS210

· How is the address modified?

29-Mar-07

- Assume <constant> is 32 bits
- Break <constant> into two 16-bit pieces: 16 most significant bits: <hi address> 16 least-significant bits: <low address>

- ldq \$11, (\$10) ! Register indirect
- Five instructions! Variant: use add instead of OR

29-Mar-07

- sign-extend <low address> add \$8, \$9, \$10 ! Instead of Logical OR

CS210

- Doesn't quite work if <low address> is negative!

29-Mar-07

CS210

	pumiz	ation:	ida, idan	_	Lo	cality of Reference		lde	a 4: Use Combinat	tion
Ida	Reg A	Reg B	<low address=""></low>					• Base + D	visplacement	
6 bits	5 bits	5 bits	16 bits	7	Observation:	memory references are not random		Base: a lo	ong-term but approximate addres	SS
ldah	Reg A	Reg B	<hi address=""></hi>		Accesses terms	end to be clustered		– Gives le	ocation of larger structure	
6 bits	5 bits	5 bits	16 bits		– in space ((spatial locality)		Displace	ment	
lda A, <	low addre	ess>(B)			Accesses and	re to objects		- Static c	offset embedded in instruction	
 sign-ex B; assig 	end constant n result to reg	: <lowaddress> gister A</lowaddress>	and add to contents of regi	ster	 structures arrays 	S		– Cannot	t be dynamically varied	
ldah A,	<hi addre<="" td=""><td>ess>(B)</td><td></td><td></td><td>Can dynam</td><td>nic compute address arithmetically</td><td></td><td></td><td></td><td></td></hi>	ess>(B)			Can dynam	nic compute address arithmetically				
 multipl register 	B; assign res	ult to register A	os, soo and add to contents (A	JI	Can statica	lly predict offset within known strue	cture			
Usually or - Still on	lly requires 2 v generates 3	2 instruction: 2-bit addresse	5							
Some 2	hit integene	cannot be gen	erated this way							
- 30me 3	2-bit integers	CS210		10	29-Mar-07	C\$210	11	29-Mar-07	CS210	
- some s	oad R	cszıo	sp(Base)	10	29Mar-07 Special C	Case of Base + Displac	ement	29-Mar-07	C\$210	
L Idq	oad R	eg, Di Base	sp(Base)	10	29Mar-07 Special C • Register Di	Case of Base + Displac	ement	29-Mar-07	CS210	
L Idq 6 bits	oad R Dest 5 bits	eg, Di Base 5 bits	sp(Base) Displacement	10	Special C • Register Di – Zero disp – Register s	Case of Base + Displac irect dacement specifies address	:ement	29-Mar-07	CS210	
L Idq 6 bits ective ad	Dest 5 bits	Base 5 bits se) + Displa	Sp(Base) Displacement 16 bits	10	Special C • Register D - Zero disp - Register s	Case of Base + Displac irect vacement specifies address	ement	29-Mar-07	CS210	
L Idq 6 bits ective ad Base is a	Dest 5 bits Gress: (Bas 64-bit add	Base 5 bits se) + Displa	sp(Base) Displacement 16 bits	10	Special C • Register Di - Zero disp - Register s	Case of Base + Displac irect lacement specifies address	ement	29-Mar-07	C\$210	
ldq 6 bits ective ad 3ase is a)isplacer o 64 bits	Dest 5 bits dress: (Bas 64-bit add nent is a 10	Base 5 bits se) + Displaress 6-bit signed	Displacement 16 bits accement I constant, sign-exter	ıo	Special C - Register Di - Zero disp - Register s	Case of Base + Displac irect kacement specifies address	ement	29-Mar-07	C\$210	
ldq 6 bits ective ad 3ase is a)isplacer 0 64 bits)isplacer	Dest 5 bits dress: (Bas 64-bit add nent is a 10 nent define	Base 5 bits 5 control of the second s	Displacement 16 bits accement I constant, sign-exter <i>relative to</i> Base	ıo	Special C • Register D • Zero disp • Register s	csao Case of Base + Displac irect lacement specifies address	ement	29-Mar-07	C\$210	