

## Arithmetic & Logical Instructions

Lecture 3  
22 Mar 07

James Goodman



## Errata: NOT on the Alpha

The Alpha has no NOT instruction. I incorrectly stated that it could be synthesized with the XOR instruction, using register \$31 to supply a zero operand. That was incorrect. It can be synthesized with the NOR (Alpha calls this ORNOT) instruction using register \$31:

$\text{not } A, B \equiv \text{ornot } A, \$31, B$

Alternatively, the XNOR instruction can be used (Alpha calls this operation XORNOT, but calls the instruction EQV):

$\text{not } A, B \equiv \text{eqv } A, \$31, B$

## Recommended Readings

- These notes (only after the lecture): <http://www.cs.auckland.ac.nz/compsci210s1t/lectures>
- Dr. Bruce Hutton's lecture notes: <http://www.cs.auckland.ac.nz/compsci210s1t/resources>
- Today's lecture mostly based on chapter 2 of Dr. Hutton's notes.
- You are responsible for the first 13 chapters of Dr. Hutton's notes.
  - However, if I don't talk about it in class, it probably won't be on the exam!

## The Instruction/Execution Cycle

```

Do forever {
  Fetch instruction into IR from memory address in IP
  Update IP for next instruction
  Decode instruction
  Evaluate addresses
  Fetch operands from memory
  Store result
}
    
```

## The Instruction/Execution Cycle: Variant for Control Instructions


```

Do forever {
  Fetch instruction into IR from memory address in IP
  Update IP for next instruction
  Decode instruction
  Evaluate test criterion
  If success, store new address to PC
}
    
```

## A Simple Program

Instructions:	Initial values:
L1: <code>add VA, VB, VA</code>	VA: 0 → 1 → 2
L2: <code>sub VC, VD, VC</code>	VB: 1
L3: <code>mul VE, VE, VE</code>	VC: 6 → 4 → 2
L4: <code>bne VA, VC, L1</code>	VD: 2
L5: <code>halt</code>	VE: 5 → 20 → 80
	IP: L1L2L3L4L1L2L3L4L5


## The Von Neuman Computer



## The von Neuman Model

- Computer consists of CPU, Memory, I/O
- Memory may contain instructions or data (or meta-data)
- Does only one thing: the Instruction/Execution cycle

## The Alpha Computer



## Registers

- 32 registers
- \$0 - \$31; also names
- \$31 is special
  - when read, gives zero
  - writing has no effect

22-Mar-07

CS210

10

## Four Categories of Instructions

- Arithmetic/Logical
  - Arithmetic
  - Logical
  - Shift
  - Compare
- Control
  - Branch on condition
  - Jump
    - Jump and link
- Memory: Load & Store
- Special

22-Mar-07

CS210

11

## Arithmetic Instructions

- add, sub, mul (no divide)
- two sources, one destination (can be common)
- Form: **add A, B, C**
  - B can be an immediate, i.e., value contained in the instruction.
- Two operand types
  - Long word (32 bits): addl, subl, mull
  - Quad word (64 bits): addq, subq, mulq
- Overflow
  - Addition & subtraction: only one bit
  - Multiplication: up to 31 bits (additional multiplication ops)

22-Mar-07

CS210

12

## Logical Instructions

- Two sources, one destination
- Form: **and A, B, C**
  - B cannot be an immediate, i.e., contained in the instruction.
- One operand type: 64 bits
- Overflow: none

22-Mar-07

CS210

13

## Boolean Functions of 2 Variables

A	B					^	&						
0	0	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	1
1	1	0	0	0	0	0	0	1	1	1	1	1	1

Zero → NOR  
 XOR, XNOR → ANDNOT/BIC  
 AND, NAND → XORNOT(EQV)  
 OR, BIS → ORNOT  
 One → ORNOT

22-Mar-07

CS210

14

## Alpha Logical Operations

A	B												
0	0	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	1
1	1	0	0	0	0	0	0	0	0	1	1	1	1

XOR → ANDNOT/BIC  
 AND → XORNOT(EQV)  
 OR, BIS → ORNOT

22-Mar-07

CS210

15

## Shift Operations

- Form: **sll A, Count, B**
- A count of *i* is equivalent to *i* shifts by 1 place.
- There are three types of Shift Operations
  - logical
  - arithmetic
  - rotate


22-Mar-07

CS210

16

## Shift Operations

- Basic Right Shift Operation:




22-Mar-07

CS210

17

## Shift Operations

- Basic Left Shift Operation:




22-Mar-07

CS210

18

## Shift Operations

- Right Rotate Operation:



- No information lost
- For N-bit word, rotate right  $N$  positions has no effect
- Rotate right  $i$  positions is same as rotate left  $N - i$  positions
- Not implemented in Alpha (why not?)


22-Mar-07

CS210

19

## Logical Shift Operations

- Right Logical Shift Operation:



- Alpha instruction: `srl`
- Java equivalent: `>>>`


22-Mar-07

CS210

20

## Logical Shift Operations

- Left Logical Shift Operation:



- Alpha instruction: `sll`
- Java equivalent: `<<`


22-Mar-07

CS210

21

## Arithmetic Shift Operations

- Right Arithmetic Shift Operation
  - Unsigned integer division by power of 2



- Round down (more negative)
- Alpha instruction: `sra`
- Java equivalent: `>>`


22-Mar-07

CS210

22

## Arithmetic Shift Operations

- Left Arithmetic Shift Operation
  - Unsigned integer multiplication by power of 2



- Overflow if MSB changes
  - Same as logical left shift!*
- Alpha instruction: `sll` (no `sla`)
- No Java equivalent either

22-Mar-07

CS210

23